Skip to content

Author

Andrew Boutros

We have 2 of 41 papers

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Sep 2026

FPGA Architectures to Enable Concurrent LUT and Adder Chain Usage

This work proposes Double-Duty, a logic block architecture that decouples LUTs and adder chains by augmenting four extra inputs of the logic element to bypass LUTs and directly drive the adders.

Xilai Dai, Junius Pun, Anthony Fei et al. · 0 citations
Jul 2026

From Patterns to Parsers: Automatic Generation of Efficient Hardware Parsers for FPGAs

This work presents an open-source tool for automatically generating efficient hardware parsers from high-level specifications. It uses a parsing intermediate representation (PIR) that decouples application-specific frontends from a common register-transfer level (RTL) generation backend. The backend produces optimized,...

Tushar Garg, Andrew Boutros · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.