Lightweight Dickson Modular Multiplication Using Regular Systolic Arrays for Resource-Restricted IoT Infrastructure
This paper presents an innovative, highly regular bit-serial systolic architecture tailored specifically for Dickson modular multiplication in binary extension fields, and confirms that the proposed architecture substantially outperforms state-of-the-art bit-serial multipliers across these key evaluation metrics.