Foivos Paraskevas

Joint Exploration of Neural Networks and Systolic Hardware for Improved AI Accelerator Performance

This work presents a hardware-aware workflow that combines accurate latency modeling and design space exploration to optimize both neural network architectures and the underlying systolic-array-based accelerator, and demonstrates its approach on ResNet-like networks.