Deterministic fixed point inference with tiled parallelism for ASIC implementation of human activity recognition
Abstract Deploying machine learning models on hardware platforms requires careful handling of numerical precision, limited resources, and predictable execution. In practice, mismatches between floating-point software models and their register-transfer level (RTL) implementations can lead to inconsistent inference resul...