Pipelining FALCON’s Gaussian sampler
We present the first fully pipelined implementation of FALCON’s Gaussian sampler SamplerZ, which has previously dominated signature-generation time. The design mitigates the latency cost of rejection sampling by launching a new sampling attempt every clock cycle. On the ZCU104 FPGA, our accelerator achieves a Rejection...