Sep 2026
FPGA Architectures to Enable Concurrent LUT and Adder Chain Usage
This work proposes Double-Duty, a logic block architecture that decouples LUTs and adder chains by augmenting four extra inputs of the logic element to bypass LUTs and directly drive the adders.
Xilai Dai, Junius Pun, Anthony Fei et al.
· ACM Transactions on Reconfig... · 0 citations