S. Hemajothi

Design and Implementation of a Custom Multiply Accumulate Instruction in an Open-Source RISC-V Processor Core

With the rise in popularity of applications requiring high-performance arithmetic acceleration, there’s an increasing need for architectural enhancements to low-power embedded and signal processor cores. This paper discusses the design and hardware implementation of an application-specific Multiply-Accumulate (MAC) ins...