Skip to content
Log in
Sponsored Artificial Intelligence: A Modern Approach, Global Edition Artificial Intelligence: A Modern Approach, Global Edition

Author

Satish S. Bhairannawar

View on Semantic Scholar

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Open access Aug 2026

Optimized Pipelined RISC-V Processor with Data Hazard Detection for Verification of Ethernet Controller

This study proposes the design and FPGA implementation of an Optimized Pipelined RISC-V Processor, designed as a high throughput controller for Ethernet networking environment that uses a pipelined data path based on the RV32I instruction set.

S. Rao, Satish S. Bhairannawar · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.