Yibo Wang

FPGA Design and Performance Evaluation of a Bus Arbitrator Based on Dynamic Priority Adjustment

With the continuous advancement in system-on-chip (SoC) integration, balancing real-time responsiveness and fairness in bus access among multiple master devices has become essential for improving the overall performance and energy efficiency of complex SoCs. This study designs and implements a dynamic priority bus arbi...