Zeng Wang

FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?

FinHardBench, a benchmark of 33 financial computing tasks, is presented together with three experiments that mirror the real-world FPGA iteration cycle: generating new modules from specifications, tuning system-level configurations across a 6-stage trading pipeline, and adapting existing modules to specification change...