Perpendicular Nanomagnetic Logic (pNML) has emerged as a promising beyond-CMOS computing technology due to its non-volatility, near-zero leakage power consumption, and capability for dense three-dimensional integration. However, the realization of scalable functional subsystems using field-clocked dipole-coupled nanomagnets remains a significant research challenge. This paper presents scalable implementations of Binary-to-Gray (B2G) and Gray-to-Binary (G2B) code converters using perpendicular nanomagnetic logic (pNML). The proposed architectures are realized using existing minority voter-based logic primitives and synthesized through the MagCAD nanomagnetic design framework, with functional validation performed via automatically generated VHDL models in the Xilinx Vivado environment. Complete physical-layout implementations are demonstrated for 3-bit, 4-bit, 8-bit, and 16-bit converter architectures. The results reveal a fundamental computational asymmetry between B2G and G2B conversion mechanisms. The B2G converters exhibit constant latency due to parallel XOR operations, achieving <inline-formula> <tex-math notation="LaTeX">$O(1)$ </tex-math></inline-formula> delay complexity, whereas G2B converters demonstrate linearly increasing delay with bit-width due to cascaded dependencies, resulting in <inline-formula> <tex-math notation="LaTeX">$O(N)$ </tex-math></inline-formula> complexity. This asymmetry is further reflected in the area–delay product (ADP), where B2G designs show moderate growth from 13.77 to <inline-formula> <tex-math notation="LaTeX">$92.92~\mu $ </tex-math></inline-formula>m<inline-formula> <tex-math notation="LaTeX">${}^{2}\cdot \mu $ </tex-math></inline-formula>s for 3-bit to 16-bit configurations, while G2B implementations exhibit a substantially larger increase from 30.84 to <inline-formula> <tex-math notation="LaTeX">$1349.42~\mu $ </tex-math></inline-formula>m<inline-formula> <tex-math notation="LaTeX">${}^{2}\cdot \mu $ </tex-math></inline-formula>s over the same range. The switching energy of CoFeB/MgO, Co/Pt, and DMI-enhanced Co/Pt/Ir nanomagnetic materials is found to scale with magnet count based on experimentally validated switching times. The switching power is determined by material switching time and arises from the cumulative switching of individual nanomagnets under field-clock excitation. When compared to the CoFeB baseline, the Co/Pt system reduces energy consumption by approximately 32%, while a Co/Pt/Ir multilayer system results in significant performance gains, achieving an average energy–delay product (EDP) improvement of approximately 82%. Furthermore, fabrication-variation analysis under ±5% and ±10% geometric perturbations confirms the robustness of the proposed architectures against practical manufacturing variations. The results indicate that pNML is a promising platform for low-power, non-volatile nanoscale computing and identify G2B conversion as the primary latency and efficiency bottleneck in scalable code conversion architectures.
This work explores the capability of 8T-2MTJ bitcell, originally investigated for ternary search operation, to support both associative search and In-Memory Computing (IMC) within the same Non-Volatile Ternary Content-Addressable Memory (NV-TCAM) framework. The proposed approach reuses the existing search-line control...
Deepak Joshi, Sukhen Mondal, Mohit Gupta et al.· International Symposium on V...· 0 citations
Sixth-generation (6G) communication technologies are projected to enable exceptionally low-latency services, massive device connectivity, edge intelligence, and real-time processing of more complicated data. However, meeting these requirements using conventional technology is challenging because continued transistor sc...
Adiabatic logic reuses the energy stored on load capacitances through quasi-reversible switching, enabling a lower minimum energy consumption than conventional static CMOS. Yet its practicality in FinFET technologies and at multi-GHz clock rates has yet to be investigated. This work provides a systematic evaluation of...
Franciszek Łukowski, M. Pyrzowski, A. Todri-Sanial· 0 citations
With the ongoing standardization of Post-Quantum Cryptography (PQC), polynomial multiplication in lattice-based cryptographic schemes has emerged as a critical performance bottleneck. The Number Theoretic Transform (NTT), as the core technique for accelerating such computations, plays a decisive role in determining the...
Qing-Xin Xie, Li-Ping Wang, Xiao Liu et al.· International Test Conferenc...· 0 citations
The proliferation of Internet of Things (IoT) devices necessitates low-power, on-device processing to overcome the latency, security, and power constraints of cloud-based computation. This paper presents the complete design and physical implementation of a configurable, low-power RISC-V System-on-Chip (SoC) tailored fo...
Luis Eduardo Pereira Mendes, Gabriel Machado Dick, Augusto Kessler Pires et al.· Journal of Integrated Circui...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.