Sep 2026· Proceedings of the 55th International Conference on Parallel Processing· pp. 1242-1252· 0 citations
Abstract
Modern accelerators offer substantial performance opportunities through high-throughput low-precision arithmetic. However, exploiting this capability in high-order PDE solvers is challenging: the numerical method imposes strict accuracy requirements and prescribes structured computation patterns. This work addresses the difficulty in HOPE, a PyTorch-based high-order finite-volume dynamical core, to enable efficient mixed-precision execution on Tensor Cores. In particular, this work proposes (1) a modification of the Ozaki II scheme to improve input mantissa bit utilization in compute-intensive kernels, such as convolution-reformulated stencil computations; and (2) a low-precision storage strategy for error-tolerant components in memory-bound sections, such as Riemann solvers, without degrading solution fidelity. Across standard shallow-water benchmarks, the proposed optimizations improve end-to-end performance by 1.13 × –1.34 × relative to the existing channel-stacked Ozaki convolution baseline, while preserving the expected convergence behavior across the validated resolutions and orders. These results demonstrate the effectiveness of exploiting low-precision Tensor Core hardware in high-order dynamical cores.
GPU memory is increasingly the primary bottleneck in scaling deep neural network (DNN) training, where the activation tensors footprint of a model may exceed the memory capacity. Tensor recomputation is a powerful technique that trades additional computation for reduced peak memory usage. However, existing approaches f...
Dat Nguyen, Vasudha Devarakonda, An-Xiao Jiang et al.· Proceedings of the ACM on Pr...· 0 citations
Modern processors increasingly provide matrix engines whose peak arithmetic throughput greatly exceeds conventional SIMD, but scientific applications rarely realize this advantage end to end. We examine this gap in SPECFEM3D's dominant stiffness operator on the Arm LX2 CPUs that power the flagship Lineshine supercomput...
Yinuo Wang, Lin Gan, Tianqi Mao et al.· 0 citations
FNO-Speed, an integrated solution incorporating the multi-level parallel FNO-aware mapping and tiling GEMM optimization strategy and the custom-sized high-frequency signal filtering scheme, is proposed, fully demonstrating the effectiveness of the FNO-Speed optimization strategy in improving FNO performance.
Tao Song, Ying Ouyang, Xiangyu Meng et al.· ACM Transactions on Architec...· 0 citations
This work builds a GPU library that emulates SC matrix multiplication at scale, exposes stream lengths as first-class kernel arguments, and evaluates SC end-to-end on image classification, object detection and instance segmentation, class-conditional image generation, and visual world-model planning.
Hao-Ran Jin, Kang-Qi Zhang, Ji-Rong Yang et al.· 0 citations
This work proposes FIBER, a new architecture that extends the GPU SIMT (single instruction, multiple thread) model, and extends the ISA, microarchitecture, and compiler to realize shared-register addressing, conflict-free operand delivery, and fiber-based program mapping.
Zi-Han Liu, Jingwen Leng, Yang-Jie Zhou et al.· 0 citations
CoTC-SpMM is introduced, a cooperative Tensor–CUDA cores scheme for efficient SpMM on GPUs that first proposes the HTC format to partition sparse matrices into dense and sparse components, enabling specialized kernels to leverage the distinct advantages of different computing units and maximize hardware utilization.
Qi Du, Sheng-Le Lin, Yue-Dan Chen et al.· Proceedings of the Internati...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.