Skip to content
Preprint

Confidence-Gated Admission for Hardware Prefetching: When the Gate Matters More Than the Predictor

Sep 2026 · 0 citations · 30 references
Computer Science

TL;DR

It is proved gate-closed execution reproduces the no-prefetch baseline exactly and proves the gate matters more than the predictor, and better proxies do not imply better endpoints.

Abstract

Learned cache prefetchers are typically evaluated against classical predictors that always issue requests, confounding the prediction model with the admission policy. We disentangle these variables with matched controls: the same admission gate is applied to both a 257-parameter online MLP and a classical stride predictor. The neural advantage vanishes; the MLP is indistinguishable from gated stride on random traffic and slower on most regular streams. The gate itself is architecturally useful independent of the predictor: on twenty SPEC CPU2017 programs in native ChampSim, it removes 35% of prefetches and improves accuracy from 11% to 15%, but DRAM reads change by only 0.07% demonstrating that proxy metrics do not predict endpoint behavior. We prove gate-closed execution reproduces the no-prefetch baseline exactly. The gate matters more than the predictor, and better proxies do not imply better endpoints.

View source

Similar papers

Preprint Aug 2026

Why Do Prefetchers Fail? Let Agents Answer

To the authors' knowledge, this is the first empirical demonstration that an agent-driven hardware-design process can produce an RTL-practical prefetcher that outperforms state-of-the-art human designs on unseen workloads.

Xiang-Feng Sun, Ce-Yu Xu, Ningzhi Ai et al. · 0 citations
Open access Aug 2026

Machine Learning-Driven Optimization of Cache Memory Prefetching Processes

The proposed model enhances cache prefetching by implementing an LSTM-based prefetcher that learns from dynamic program traces, thereby eliminating the linear relationship between fetch count and space while enhancing the capability to identify and forecast intricate access patterns.

Remegius Praveen Sahayaraj L, A. E, Aswini E · 0 citations
Preprint Aug 2026

Aneto: Predicting System Performance by Exploiting Cross-Workload Regularity

Aneto is a mechanistic-empirical regression model that estimates the performance-latency sensitivity of any new workload from a single run, enabling first-order CPI prediction under any memory configuration.

Raúl Taranco, Rene Mueller, Michael Giardino · 0 citations
Book Open access Sep 2026

PINCH: Predictive Importance-Sampling-Informed Cache for I/O-Bound DNN Training

Pinch, a cache middleware that decouples clairvoyant and importance sampling at the granularity of a planning horizon, enabling planned cache retention and bounded prefetch on DNN training on large datasets.

Yu-Chen Liu, Shu Yin · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.