Skip to content
Preprint

Structure-Aware Placement and Routing of Multi-Controlled Toffoli on Bivariate Bicycle Code Architectures

Sep 2026 · 0 citations · 33 references
Physics

TL;DR

A targeted placement strategy that exploits the binary-tree structure of MCT decompositions to co-locate interacting subtrees and validate the practical viability of the compiled circuits by analyzing aggregate execution errors and logical failure probabilities using the bicycle-ISA error estimator bicycle_numerics.

Abstract

The multi-controlled Toffoli (MCT) gate is a fundamental primitive in quantum circuit design, with applications in quantum arithmetic, cryptanalysis, and algorithmic implementations. Being a high-level logical operation, the efficient decomposition of MCT gates into lower-level netlists has remained a major optimization challenge for decades. While emerging quantum error-correcting codes such as bivariate bicycle (BB) codes drastically reduce fault-tolerance overhead, realizing non-Clifford circuits on modular BB-code architectures introduces complex compilation bottlenecks governed by inter-module routing, factory density, and layout. Consequently, the mapping of MCT gates onto BB-code architectures remains relatively unexplored. In this paper, we overcome these challenges by mapping optimal-Toffoli-depth MCT decompositions (Dutta et al., PRA, 2025) onto BB-code-based fault-tolerant architectures via direct $\lvert \mathrm{CCZ} \rangle$ state injection from an external magic state factory. We introduce a targeted placement strategy that exploits the binary-tree structure of MCT decompositions to co-locate interacting subtrees. This approach reduces inter-module instruction counts by up to $\mathbf{16.02}\%$ compared to a naive sequential first-fit placement. We also evaluate the impact of factory placement across different topologies, demonstrating that grid-based layouts yield up to a $\mathbf{23.7}\%$ reduction in inter-module instructions relative to linear architectures (Yoder et al., arXiv, 2025). Finally, we validate the practical viability of our compiled circuits by analyzing aggregate execution errors and logical failure probabilities using the bicycle-ISA error estimator bicycle_numerics provided by the Qiskit community, https://github.com/qiskit-community/bicycle-architecture-compiler.

View source

Similar papers

Preprint Sep 2026

Efficient Synthesis of Multi-Controlled Toffoli Gates with Ternary Clifford$+P_9$ Gates

By reducing the resource overhead of a widely used reversible primitive, the proposed decomposition provides a practical building block for the design and compilation of more resource-efficient quantum algorithms in the fault-tolerant regime.

A. Saha, Francesco Arzani · 0 citations
Preprint Sep 2026

Towards Block-Level Fault-Tolerant Quantum Simulation on Small High-Rate Non-CSS Codes

The results demonstrate the potential of block-level logical constructions for non-CSS codes without rich native transversal gate sets and the joint protection of the parity network, analog rotation, and recovery required to preserve fault-tolerant distance.

Zhuang-Zhuang Chen, Narayanan Rengaswamy · 0 citations
Preprint Aug 2026

Fast Fault-Tolerant Decoders for Hypergraph Product and Lifted-Product Codes

We design low-complexity, fault-tolerant decoders for quantum low-density parity-check (QLDPC) codes with the goal of reducing decoding latency. We target two major bottlenecks of decoding under the \emph{circuit-level} noise model: (i) post-processing via order-statistics decoding (OSD), and (ii) the large number of a...

Asit Kumar Pradhan, Nithin Raveendran, D. Declercq et al. · 1 citation
Preprint Sep 2026

Circuit-level benchmarks of GKP-concatenated qLDPC Codes

Scalable fault-tolerant quantum error correction based on Gottesman-Kitaev-Preskill (GKP) codes requires finite-rate outer codes that can exploit analog GKP information under realistic circuit noise. However, quantum low-density parity-check (qLDPC) outer codes have not been systematically compared as candidates for ci...

Yuan Yao, Rui-Peng Xing, Jian Gao et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.