Skip to content
Preprint

Streamable Neural Video Compression: A Mixed Precision Approach for Cross-Platform Deployment

Aug 2026 · 0 citations · 24 references
Engineering Computer Science

TL;DR

This paper proposes a streamable, client-server NVC architecture featuring a novel Mixed Precision (FP16/FP32) strategy, and demonstrates that this approach successfully eliminates intra-generation fragmentation and substantially broadens cross-die interoperability, achieving seamless cross-generation decodability for recent architectures at 1080p.

Abstract

Neural Video Codecs (NVCs) offer unprecedented rate-distortion performance, making them highly attractive for bandwidth-constrained environments like 5G cellular networks and emerging satellite direct-to-cell (D2C) links. However, deploying NVCs in real-world streaming applications is severely hindered by cross-platform floating-point non-determinism, which causes arithmetic entropy coders to desynchronize and crash across different GPU architectures. While recent integer-based quantization methods address this, they incur either massive degradation in compression efficiency (INT8) or severe computational bottlenecks by bypassing hardware acceleration (INT16). In this paper, we propose a streamable, client-server NVC architecture featuring a novel Mixed Precision (FP16/FP32) strategy. By strategically executing P-frames in hardware-accelerated FP16 for real-time throughput, while forcing I-frames and periodic feature-adapter resets to IEEE-754 compliant FP32, we guarantee deterministic synchronization at critical boundaries. Through extensive cross-encode/decode evaluations across 12 GPUs spanning four architectural generations, we demonstrate that our approach successfully eliminates intra-generation fragmentation and substantially broadens cross-die interoperability, achieving seamless cross-generation decodability for recent architectures at 1080p. Crucially, this is achieved with a negligible impact on compression efficiency. Furthermore, we evaluate the system's end-to-end latency across diverse real-world networks, including Wi-Fi 6, 5G NR (FDD/TDD), and Starlink D2C, proving the practical viability of streamable learned video compression while highlighting unique challenges in Non-Terrestrial Networks.

View source

Similar papers

HAP: Efficient Quantization Harnessing Adaptive Precision for DNN Hardware Acceleration

A novel quantization and accelerator design harnessing adaptive-precision (HAP), leverages a per-group dynamic zero-point to generalize APQ and achieves superior accuracy compared with existing PTQ solutions at the level of 4 or 5 bits for a variety of DNN families.

Er-Jing Luo, Xin-Kuang Geng, Hong-Lan Jiang et al. · 0 citations
Preprint Sep 2026

PULSE: Unlocking Practical Image Compression on Single-Thread CPU

This work introduces PULSE, a practical codec that enables low-latency decoding on diverse hardware platforms with an ultra-low-complexity 5.2 kMAC/pixel neural receiver, and efficient bit-exact entropy coding with an integer linear CDF predictor and a meta prior.

Zhao-Yang Jia, Tian-Yu Zhang, Zi-Han Zheng et al. · 0 citations
2026

Automatic Model Compression and Quantized Deployment of Convolutional Neural Networks on Programmable Data Planes

The rapid development of programmable network devices and the widespread adoption of machine learning (ML) in networking have facilitated efficient research into intelligent data planes (IDPs). Offloading ML to programmable data planes (PDPs) enables quick analysis and responses to network traffic dynamics, and efficie...

Xiaoquan Zhang, Mai Zhang, L. Cui et al. · 0 citations
Conference Open access Aug 2026

Assessing Performance Portability of Hybrid Video Encoders

While the Java Virtual Machine ensures functional code portability, achieving consistent execution efficiency across hardware generations remains a significant challenge for compute-intensive multimedia applications. This paper evaluates performance portability (PP) in a hybrid video encoder, focusing on the interactio...

Maciej Okoń, B. Bylina · 0 citations
Open access Sep 2026

A High-Throughput Memory Compression Architecture for Real-Time 3D Visual Tracking and Quantification on Edge Devices

The deployment of real-time three-dimensional (3D) visual perception, continuous spatial sensing, and graphics-intensive multimedia applications on embedded edge devices introduces substantial runtime memory pressure. During execution, these workloads continuously generate small-granularity memory pages, including imag...

Yan-Bo Cheng, Lan Guo, Rui Zhou et al. · 0 citations
Open access Aug 2026

A Memory-Efficient Depthwise Separable Convolution Accelerator Using Run-Length Coding

A memory-efficient hardware accelerator for depthwise separable convolution that minimizes off-chip memory traffic and parameter storage and performs the depthwise separable convolution with a small number of logic resources and on-chip memory, confirming its feasibility for resource-constrained edge devices.

Jaeseong Kim, Taehong Min, Chaebin Lee et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.