Skip to content

Accelerating Regular Expression Matching over Compressed Data via Decoupled Speculative Execution on FPGA

Oct 2026 · ACM Transactions on Reconfigurable Technology and Systems · 0 citations · 34 references

TL;DR

STRIDE demonstrates that speculative, decoupled execution is an effective paradigm for overcoming the performance limitations of compressed data matching.

Abstract

The common practice of compressing network traffic to enhance transmission efficiency poses a significant challenge to achieving high-speed regular expression matching. Since matching compression data relies on prior decompressed data and earlier matching outcomes, the conventional approach usually scans fully decompressed data, which suffers from bottlenecks caused by data inflation. Existing approaches accelerate compressed data matching by eliminating duplicate scanning, yet this speedup incurs unavoidable overhead on general-purpose CPU architectures. This paper introduces STRIDE, an FPGA-based accelerator that resolves the aforementioned constraints via decoupled speculative execution. Specifically, by decoupling the matching of compressed encodings from both the matching of uncompressed literals and the resolution of prior decompressed data, STRIDE leverages speculative results to enable uninterrupted scanning that does not depend on earlier outputs. Then, an asynchronous verification process validates these speculations and performs necessary corrections to ensure correctness. We implement STRIDE on a Xilinx Kintex-7 XC7K325T FPGA platform. Evaluations on real-world compressed datasets show that STRIDE achieves a throughput of 2.97 Gbps at 200 MHz and can reach a theoretical throughput of 3.33 to 5.64 Gbps, delivering a 4.16–7.05x speedup over the baseline. STRIDE demonstrates that speculative, decoupled execution is an effective paradigm for overcoming the performance limitations of compressed data matching.

View source

Similar papers

Preprint Sep 2026

FastPair: GPU-Optimized String Decoding

FastPair is presented, a GPU decoder that optimizes the existing dictionary decoding process by reorganizing lookups and assembling decoded substrings for contiguous output writes, reaching up to 1.6 TB/s on a B300.

J. Isaacs, Francesco Gargiulo, P. Boncz et al. · 0 citations
Preprint Aug 2026

Direct-Operable SIMD Bit-Slicing: A Framework for Memory-Efficient Predicate Evaluation

A novel framework that utilizes the Project Panama Vector API to perform predicate evaluation directly over bit-sliced, compressed data streams by transposing standard row-oriented data into parallel bit-planes to demonstrate a mechanism to evaluate complex filters using SIMD instructions without requiring prior decomp...

A. Mathiyazhagan · 0 citations
Preprint Sep 2026

Automated Instruction Encoding Synthesis for Modern GPU ISA Compression

Modern GPU kernels increasingly stress the instruction supply path, while fixed instruction containers can leave substantial footprint slack. This paper presents an automated encoding-synthesis framework that treats instruction layout as a constrained slot-assignment problem over a validated instruction-form field spec...

Ming-Yuan Ma, Hu He · 0 citations
Preprint Sep 2026

Schedules Are Solvable Symbols: Tuning-Free Compilation of Tile Programs on Dataflow Architectures

Loom, a tuning-free symbolic compiler framework for tile-based SPMD programs on spatial dataflow architectures, is presented, suggesting that hardware-derived symbolic compilation provides a retargetable alternative to profiling-based tuning for spatial dataflow architectures while remaining interpretable by keeping op...

He-Ru Wang, Wei Li, Zhen-Yu Bai et al. · 0 citations
Open access Sep 2026

G-CasDec: General Cascaded Decompression on GPUs

GPU-accelerated analytical query processing is often limited by both GPU device memory capacity and host-to-device data transfer time. Modern data compression techniques, such as cascaded lightweight compression, can mitigate these issues. However, existing designs all exhibit critical tradeoffs on compression ratios,...

Yong-Qi Zhuo, Xin-Yu Zeng, Huan-Chen Zhang et al. · 0 citations
Open access Oct 2026

Energy-Efficient SIMD-Accelerated Expression Parsing: A Cross-Architectural Microarchitectural Analysis in Managed Environments

Mathematical expression evaluation is a critical component in high-performance software systems. Traditional state-dependent algorithms resist Single Instruction, Multiple Data vectorization, while managed runtime environments introduce Garbage Collection overhead. This paper presents a hybrid parsing pipeline that iso...

Pavel Kyurkchiev, A. Iliev · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.