Skip to content

Programmable Scale-Up Switches for Software-Defined GPU Fabrics

· 0 citations · 46 references

TL;DR

It is argued that scale-up fabrics should become software-defined, as programmable switches did for Ethernet over the past decade, and that the switch is the natural place to begin.

View source

Similar papers

Sep 2026

The network fabric as a storage orchestrator: a switch-centric architecture

A new class of highly scalable, effective, and resilient network-native services is made possible by Synapse, which removes the main storage bottleneck in contemporary data centers by offloading the entire telemetry capture process to the network fabric.

Seyed Hossein Ahmadpanah, A. Sahafi, S. Erfani · 0 citations
Book Open access Sep 2026

Unlocking Software-defined GPU Fabric Scheduling in the LLM Era

This study describes GPU-fabric contention in LLM workloads and presents GPUWeaver, a context-aware communication scheduler that monitors application progress and fabric state, identifies contention, and dynamically regulates communication injection according to application performance goals.

Dan-Yang Chen, Yu-Feng Gu, Yi-Bo Huang et al. · 2 citations
Conference Sep 2026

MPTAC: Memory Controller Partitioning and Traffic-Aware Contention Control in GPUs

The advent of cloud-based artificial intelligence and the increased digitalization of embedded systems require powerful GPUs capable of simultaneously running kernels from different software providers. To accommodate the resource isolation and Execution Time Determinism (ETD) needed with the increasing number of kernel...

Vahid Geraeinejad, Paul Delestrac, Javier Barrera et al. · 0 citations
Preprint Sep 2026

Towards Simple Models of Complex SmartNICs

Cloud vendors push ambitious in-network processing (e.g., crypto, telemetry) onto the NIC to offload servers even as link rates climb to terabit speeds. Vendors have responded with heterogeneous SmartNICs. For example, NVIDIA BlueField-3 interposes---between the wire and the host CPUs---a line-rate eSwitch, a multithre...

Robert Chang, Teng Jiang, Wonsup Yoon et al. · 0 citations
Preprint Oct 2026

PAGE404: Breaking GPU Isolation Through Hardware-assisted Page Migration

NVIDIA's Grace Hopper (GH200) superchip represents a new generation of heterogeneous computing, tightly integrating a 72-core Arm-based CPU with a Hopper GPU on a single module via a high-bandwidth, cache-coherent interconnect. By eliminating the conventional PCIe bottleneck for CPU-GPU data movement, this design estab...

Ravan Nazaraliyev, Yi-Cheng Zhang, Nael B. Abu-Ghazaleh · 0 citations
Book Open access Sep 2026

Wavel: A Fast and Efficient Compilation System for Wafer-Scale Accelerators

Wavel is presented, a fast and efficient compilation system for wafer-scale accelerators that introduces MeshIR to make executable schedules explicit, constructs them through two legal locality-preserving primitives, CUT and TUNE, and uses physical cost evaluation with structured pruning to keep search practical.

Ye-Qi Huang, Cong-Jie He, Hao-Cheng Xiao et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.