Skip to content

PIMID: A Full-System Simulator with Intricacy and Diversity for Processing-in-Memory

Jul 2026 · arXiv.org · Vol abs/2607.24196 · 0 citations · 73 references
Computer Science

TL;DR

PIMID is an execution- and trace-driven full-system simulator that closes gaps in the PIM design space and shows that the memory technology alone moves execution time by more than an order of magnitude and that the best host main memory is not the best PIM substrate.

Abstract

Processing-in-Memory addresses the memory wall by co-locating computation with memory, but because real PIM hardware remains scarce, simulation is the primary way to explore the PIM design space. Yet existing PIM simulators each cover only part of that space: they typically model a single memory technology, fix processing elements at one level of the memory hierarchy, support a single execution model, and stop at the device boundary. We therefore present PIMID, an execution- and trace-driven full-system simulator that closes these gaps in one tool. PIMID supports both the shared-memory and message-passing execution models, running annotated parallel code in OpenMP and MPI side by side across eleven memory technologies (seven DRAM standards, SRAM, and three non-volatile memories); it places PEs anywhere from subarrays to logic dies, sweeps PE count and core-model fidelity, and prices the in-memory network per technology from measured congestion. Its single-process host-device co-simulation resolves an end-to-end time and energy breakdown (host preparation, device compute, and explicit boundary charges) that device-only tools cannot produce. Across the resulting dual-execution-model dataset, PIMID shows that the memory technology alone moves execution time by more than an order of magnitude and that the best host main memory is not the best PIM substrate; that regular kernels scale superlinearly with PE count as in-memory bandwidth co-scales with compute; that graph traversal under message-passing hits a collective-communication wall absent under shared memory; and that at full-system scope the offload trades time for energy only on the bandwidth-class memory: shared-memory offload saves energy on HBM3 while a 16-core host keeps every end-to-end time win. PIMID's plugin interfaces let new engines and models be added through standardized YAML specifications as PIM technology evolves.

View source

Similar papers

HostPIMSim: A High-Productivity Framework for Host-Side Processing-in-Memory Simulation

Results show that standardizing the host-interface layer reduces both the engineering cost of PIM simulator development and the energy overhead of simulation-driven workload evaluation, while reducing host CPU utilization and package energy by up to 50% on transfer-intensive workloads.

Jinyong Min, Bernhard Egger · 0 citations
Open access Aug 2026

GUMPIM: Unitary and Malleable Memory for Processing-in-Memory with Guaranteed PIM Pages

GUMPIM is proposed, a PIM system that allows interleaved CPU pages and non-interleaved PIM pages to coexist in a Unitary and Malleable memory space with Guaranteed PIM page allocation and enables zero-copy during PIM task offloading and maintains CPU memory bandwidth while ensuring low PIM offloading overhead.

Yilong Zhao, Fang-Xin Liu, Yi-Wei Hu et al. · 2 citations
Conference Sep 2026

Shared Load-Store Unit for Instruction-Based Accelerators

Modern systems-on-chip (SoCs) rely on heterogeneous accelerators for performance scaling. Memory access is a critical bottleneck, but the complexity of cache coherence and nuances of weak memory consistency models (which may vary from system to system) represent a significant designer burden to every load/store unit th...

Joseph Maheshe, G. Lemieux · 3 citations
Open access 2026

Supporting Memory Safety with a Security-Enhanced Memory Controller

SerMC is proposed, a memory-controller-based tripwire mechanism that validates accesses when metadata arrives from Dynamic Random Access Memory and extends enforcement to DRAM-bound accesses issued by both processors and DMA-capable devices, and provides practical average-case overhead but still exposes a clear worst-c...

Gen Xu, Li Lv, Jiayan Dong · 0 citations
Preprint Sep 2026

LLM Inference on IMC-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism

A hardware-software co-design framework that unifies distributed compute, memory, and communication into a seamless processing-communication fabric is presented and a prefill-decode disaggregation approach that dynamically reconfigures PE organizations to maximize resource utilization is presented.

Yimin Wang, Yue Jiet Chong, Xuan-Yao Fong · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.