Skip to content

Empowering On-Device Model Adaptation with an Edge AI Inference Accelerator

Jul 2026 · arXiv.org · Vol abs/2607.18101 · 1 citation · 31 references
Computer Science

TL;DR

A heterogeneous adaptation pipeline that repurposes a commercial edge AI inference accelerator, Hailo-8L, for frozen-backbone feature extraction during on-device training, and post-training quantization restoration is shown to be crucial for preserving the quality of accelerator-generated features and mitigating accuracy loss in quantization-sensitive architectures.

Abstract

On-device model adaptation is essential to enable lifelong personalization on resource-constrained hardware, but compute, power, and memory limitations of such devices make end-to-end backpropagation impractical for modern deep neural networks. This work proposes a heterogeneous adaptation pipeline that repurposes a commercial edge AI inference accelerator, Hailo-8L, for frozen-backbone feature extraction during on-device training. The computational graph is partitioned so that the pre-trained backbone is quantized to INT8 and run on the accelerator, while only a lightweight FP32 classification head is fine-tuned on the host CPU, enabling frequent, energy-efficient in-field updates with most weights remaining fixed. Across multiple architectures and datasets, this pipeline achieves up to 15.4x faster wall-clock training time compared to a Raspberry Pi 5 CPU baseline, offers competitive throughput in favorable settings, and consistently reduces energy per sample. Post-training quantization restoration is shown to be crucial for preserving the quality of accelerator-generated features and mitigating accuracy loss in quantization-sensitive architectures. Overall, the results demonstrate a practical approach to efficient on-device adaptation using inference-oriented edge accelerators. The implementation is available at https://github.com/MatPiech/accelerator-training.

View source

Similar papers

Open access Oct 2026

QUINN: Quantized Inference and Dataflow Characterization for Neural Networks on RISC-V Near-Memory Architectures

Machine learning inference is moving to the edge due to latency, energy, and privacy constraints. The growing complexity of edge workloads places increasing pressure on memory hierarchies, making data movement a major limitation for both performance and energy efficiency. Fixed-function accelerators inherit the memory...

Vincenzo Petrolo, Flavia Guella, Guido Masera et al. · 0 citations
Review Open access 2026

A Cross-Layer Survey of Low-Power Machine Learning From Algorithm to Hardware

Energy is now a primary constraint for modern machine-learning training and inference, from hyperscale data centers to battery-constrained edge devices. Prior surveys cover efficient and green deep learning, edge artificial intelligence (AI), accelerator architectures, lifecycle-level energy reduction, and measurement...

Zu-Xiong Tan, Ali Karkehabadi, Ning Miao et al. · 0 citations
Preprint Aug 2026

APEX: A Dual-Sparsity Accelerator for Precise and Efficient SNN Inference

APEX is presented, a dual-sparsity SNN inference accelerator that integrates the PASC-IF neuron into the LoAS hardware framework, and guarantees mathematical equivalence between the converted SNN and the source ANN, thereby achieving ANN-equivalent accuracy at significantly reduced timesteps.

D. Venkatesh, S. Radhakrishnan, Rajshekhar Rakshit et al. · 0 citations
#generative ai Open access Sep 2026

NEXUS: Speeding Up the Next Wave of AI Workloads, GNN and SSM Optimization on NPUs

NEXUS is presented, a unified framework that establishes a systematic methodology for accelerating emerging AI workloads on commercial-off-the-shelf (COTS) Neural Processing Units (NPUs) and introduces a general systematic three-step approach.

Arghadip Das, Arnab Raha, Shamik Kundu et al. · 0 citations
#machine learning Preprint Oct 2026

Robust Parameter-Efficient LLM Adaptation on Analog Hardware

This work develops an optimizer-agnostic, parameter-efficient adaptation method based on Low-Rank Adaptation (LoRA), keeping the pretrained weights stored on analog arrays fixed while training the LoRA weights to adapt to downstream tasks and hardware non-idealities.

Jin-Dan Li, Zhao-Xian Wu, Tian-Yi Chen · 0 citations
#machine learning Preprint Nov 2025

NeuroFlex: Lossless Element-Level ANN-SNN Co-Execution for Efficient Sparse Inference

NeuroFlex is the first accelerator to assign every output element independently to ANN or SNN execution mode with zero accuracy loss, and extends integer-exact ANN-SNN equivalence from layers to individual output elements, thereby enabling mode switching with no conversion error.

Varun Manjunath, P. Ramesh, Gopalakrishnan Srinivasan · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.