Skip to content
Preprint

Towards logical entanglement creation in trivalent planar architectures

Jul 2026 · 0 citations · 54 references
Physics

TL;DR

A scalable planar trivalent qubit architectures to host a surface-code-based logical quantum processor is proposed and a potential improvement of up to $\approx25\%$ for distance-three is found.

Abstract

Low-overhead quantum error-correction schemes are essential for enabling quantum computation on registers containing multiple logical qubits. For planar architectures with limited nearest-neighbor qubit connectivity, the surface code has emerged as the leading paradigm. Recent theoretical and experimental work has shown that a physical-qubit connectivity of degree three is sufficient to implement fault-tolerant quantum error correction. In this work, we study lattice surgery in the context of such trivalent architectures and introduce scalable circuit constructions to implement it. Compared with the four-valent measurement scheme, the trivalent lattice-surgery protocol reduces the required resources by $\mathcal{O}(d)$ qubits out of a total qubit count of $\mathcal{O}(d^2)$ and by $\mathcal{O}(d)$ two-qubit gates out of a total two-qubit gate count of $\mathcal{O}(d^3)$. We benchmark the logical fidelity of both lattice-surgery schemes in terms of experimentally realistic simulations targeting an implementation with a fluxonium qubit based architecture and find a potential improvement of up to $\approx25\%$ for distance-three. These results open a way for scalable planar trivalent qubit architectures to host a surface-code-based logical quantum processor.

View source

Similar papers

Preprint Aug 2026

The Pangaea Architecture: Fault-Tolerant Heterogeneous Topological Codes via a Quantum Bus

Pangaea is established as a scalable architecture for three-dimensional fault-tolerant quantum computing that resolves the routing bottleneck of planar lattice surgery and is used to construct a native heterogeneous 15-to-1 magic-state distillation module using the quantum bus.

S. Yarkoni, Chen Scheim, Daniel Hakshuri et al. · 0 citations
Preprint Aug 2026

Lifting connectivity bottlenecks in superconducting quantum processors via enriched native two-qubit gates

This work establishes native-gate engineering as a practical approach to mitigating connectivity constraints in superconducting quantum processors by using the AshN control scheme, where rich two-qubit control on every nearest-neighbour pair allows a logical interaction and the required qubit routing to be merged into...

Han-Yi Wang, Jing-Zhe Guo, Lijun Sun et al. · 1 citation
Preprint Sep 2026

Transversal Gates and Magic State Distillation in an Optimally Synthesized Spin-Qubit Shuttling Bus

A principled co-design framework is established that bridges the physical, error-correction, and logical computation layers of the quantum stack, and demonstrates that spin-qubit shuttling architectures are a viable and flexible substrate for scalable fault-tolerant quantum computation.

Pau Escofet, Andrii Semenov, Niall Murphy et al. · 0 citations
Preprint Sep 2026

Efficient Quantum Error Correction from Three Dimensional Qubit Control

Native 3D geometry can improve both the packing density and executable realization of nonlocal qLDPC codes, making practical performance depend jointly on code structure, optical geometry, transport scheduling, and hardware-level noise.

K. Wu, Ohik Kwon, Maxwell F. Parsons · 0 citations

Blueprint for fault-tolerant quantum computation with topological qubit arrays

A concrete device roadmap toward a fault-tolerant quantum computing architecture based on noise-resilient, topologically protected Majorana-based qubits is described, along with the associated protocols for demonstrations of single-qubit benchmarking, Clifford gate execution, quantum error detection.

D. Aasen, M. Aghaee, Zulfi Alam et al. · 5 citations
Preprint Sep 2026

Error Correction in a Distributed Quantum Computer

The first experimental demonstration of distributed quantum error detection and correction is reported, providing an experimental foundation for quantum error correction (QEC) across modular quantum architectures.

E. M. Ainley, A. Agrawal, T. Araki et al. · 2 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.