Skip to content
Preprint

Quantum error correction at ultra-low overhead

Aug 2026 · 1 citation · ⚡ 1 influential · 59 references
Physics

TL;DR

Inspired by recent affine-permutation-based code constructions and the long-range connectivity available in reconfigurable neutral-atom arrays, Cornucopia codes are introduced, a family of practical, hardware-efficient quantum low-density parity-check codes that achieve an ultra-high encoding rate exceeding $1/2 while maintaining a pseudo-threshold exceeding $0.4%.

Abstract

Suppressing errors is the central challenge for useful large-scale quantum computing. While quantum error correction promises a viable solution to this challenge, existing codes typically suffer from trade-offs among encoding efficiency, error threshold, and hardware feasibility. Here, we introduce Cornucopia codes, a family of practical, hardware-efficient quantum low-density parity-check codes that achieve an ultra-high encoding rate exceeding $1/2$ while maintaining a pseudo-threshold exceeding $0.4\%$ under the standard circuit-level noise model. Inspired by recent affine-permutation-based code constructions and the long-range connectivity available in reconfigurable neutral-atom arrays, we adopt a structured code geometry in which the code layout, atom rearrangement, and syndrome-extraction schedule are co-designed. This structure enables nonlocal syndrome measurements through simple, parallel atom rearrangements. A complete syndrome extraction cycle measures all $X$- and $Z$-type checks in parallel with $12$ entangling layers, independent of the code size. The resulting threshold is comparable to those of the surface code and bivariate bicycle codes. In particular, a single code block $[[2844,1426,18]]$ encodes $1{,}426$ distance-$18$ logical qubits, achieving an extrapolated logical error rate of $2.6\times10^{-16}$ ($1.9\times10^{-31}$) per logical qubit per cycle, assuming the physical error rate of $0.1\%$ ($0.01\%$). By comparison, a bivariate bicycle code implementation would require more than $68{,}000$ physical qubits to encode the same number of logical qubits at a comparable logical error rate. These results bring demonstrations of ultra-low-overhead quantum error correction within the reach of near-term quantum processors.

View source

Similar papers

Preprint Sep 2026

Design Principles for Ultra-High-Rate Quantum Codes

This work develops and analyzes principles for exploring this design space, and uses them to design compact code constructions with improved performance, and develops symmetry-informed strategies for identifying low-weight logical bases.

Jong-Ye-On Lee, K. Okada, N. Maskara et al. · 4 citations
Preprint Aug 2026

Real-time decoding of quantum error correction codes using high-performance computing

This work presents a scalable framework for real-time decoding in fault-tolerant quantum computing that can be readily applied to quantum-centric supercomputers that feature tight integration between QPU and HPC resources, thereby enabling efficient support for hybrid quantum-classical algorithms and computation-intens...

Ling-Ling Lao, Qiang Wang, Yuan-Qi Liu et al. · 1 citation
Preprint Sep 2026

Soft decoding for quantum LDPC codes with experimental validation

A soft beam search decoder for quantum low-density parity-check codes that uses internal decoder data as a confidence metric, removing the need for extra computation is introduced.

Arda Aydin, Edwin Tham, Nicolas Delfosse et al. · 1 citation
Open access Sep 2026

Accelerating A*-Based Algorithms for Decoding Quantum Low-Density Parity-Check Codes

Numerical results demonstrate a substantial reduction in overall decoding complexity while maintaining the logical error rate (LER) of the stand-alone Tesseract.

Lamia Yous, Francisco García Herrero, Mark F. Flanagan · 0 citations
Preprint Aug 2026

X-Z Round Scheduling for the Surface Code with Defects under Biased Noise

This work investigates the optimal $X-to-$Z-type checks round-scheduling ratio under biased noise systems and provides insights into how to determine the optimal scheduling ratio directly from device calibration data, enabling manufacturers to maximize performance without extensive simulations.

Lakshika Rathi, Pau Escofet, Joshua Viszlai et al. · 0 citations
Preprint Aug 2026

Towards fault-tolerance with universal phase-error-transparent gates for high-spin cat codes

This work constructs a universal logical gate set that is error-transparent (ET) to phase errors, and shows how logical measurement and recovery can be constructed from ET operations, and explains why state-preparation cannot be made ET.

K. Onggadinata, Si Yan Koh, Arghya Maity et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.