Skip to content
Open access

PagePilot: Synergizing Heterogeneous Backend Devices with Reusability-Aware Page Offloading

Sep 2026 · ACM Transactions on Architecture and Code Optimization (TACO) · 0 citations · 36 references

TL;DR

This work implements PagePilot, a reuse-aware page offloading framework for heterogeneous swap systems that improves application throughput and reduces page-fault handling latency under memory pressure, while substantially increasing the fraction of refaults served by fast backends.

Abstract

Page swapping remains the dominant mechanism for extending physical memory in modern operating systems. Despite the emergence of new memory technologies, swap-based memory extension continues to be widely deployed due to its transparency and compatibility with diverse storage backends. However, current Linux swap management relies on a simple priority-based policy when multiple heterogeneous backends are available, and is oblivious to page reuse behavior. As a result, fast devices are often occupied by pages that are rarely reused, while frequently refaulted pages are placed on slow devices, leading to unnecessary performance degradation under memory pressure. We present PagePilot, a reuse-aware page offloading framework for heterogeneous swap systems. PagePilot persistently tracks refault behavior across eviction and refault cycles and uses average refault distance to guide backend selection. In addition, a background migration mechanism corrects misplacements to preserve fast-device capacity for pages with imminent reuse. We implement PagePilot in the Linux 6.3 kernel and evaluate it using representative data-serving and analytics workloads. Our results show that PagePilot improves application throughput and reduces page-fault handling latency under memory pressure, while substantially increasing the fraction of refaults served by fast backends.

Read PDF

Similar papers

#machine learning Preprint Sep 2026

mzCache: On-Device LLM Memory Management under Multitasking

On-device mobile Large Language Model (LLM) inference is gaining significant attention. However, mobile devices operate in highly dynamic multitasking environments where users frequently switch between applications. This creates memory pressure, forcing LLM memory (model weights and KV cache) to be evicted by the opera...

Hong Yu, Minsung Kim, Jongseok Park et al. · 0 citations
Book Open access Sep 2026

RDMA vs. SSD Swap: A Preliminary Study through the Lens of Application Performance

Memory disaggregation enables applications to extend local memory capacity using remote memory servers. A common approach implements transparent “far memory” using Linux swap over RDMA-capable InfiniBand networks, allowing pages to be swapped at microsecond-scale latency. This paper compares RDMA-backed swap with conve...

Yu-Ben Yang, Baptiste Lepers, Willy Zwaenepoel · 0 citations
Preprint Sep 2026

ThreadShift: Transparent Thread-Level Offloading on Transient Cloud Resources Using MPKs

Transient cloud resources offer significant cost savings, but their unpredictability makes them hard to use for applications that cannot be safely restarted after reclamation. Existing approaches require application changes or rely on coarse-grained checkpointing, whose cost limits its benefits. We present ThreadShift,...

Antoine Murat, Clément Burgelin, R. Guerraoui · 0 citations
Book Open access Sep 2026

MiTDM: Eliminating False Conflicts in Scalable MVCC in Disaggregated Memory

MiTDM introduces a hierarchical block version chain that combines the benefits of array and chained structures, supporting dynamic version expansion while maintaining low-latency access, and achieves up to 80.1% higher throughput compared to FaRMV2 and 42.7% higher than Motor.

Ao-Xin Wei, Jin-Tian Wu, Jian Zhou et al. · 0 citations
Book Open access Sep 2026

Speeding up FaaS Warm Starts with Memory Restoration Templates

MRT generates memory restoration templates from the learned sequence of pages that incur page faults during a warm start and uses them to bulk-restore pages using Intel's In-Memory Analytics Accelerator (IAA), avoiding costly on-demand faults.

Aravinda Prasad, S. Subramoney, Sandeep Kumar et al. · 0 citations
Open access Sep 2026

Packets are Not Pages: Flow-Based Addressing Conserves Memory Bandwidth

This work proposes a new memory addressing scheme, flow-based addressing, which enables software to access the reassembled payloads of a flow's packets as a contiguous region in memory, and shows that it reduces DRAM bandwidth use, lowers execution time, and increases per-core throughput.

Agur Adams, H. Shim, Colin Drewes et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.