When Timing is Uncertain, Infer: Probabilistic Early FPGA Timing Analysis for Robust Critical Path Optimization
Early-stage FPGA timing analysis is inherently uncertain: routing is incomplete, congestion is only partially observed, and interconnect delays are coarsely estimated. Despite this, timing-driven placement relies on deterministic static timing analysis (STA), whose max-based propagation enforces hard path selection and...