Deepak Kumar

Low-Power FPGA-Based Matrix Multiplier Using FSM-Controlled MAC Architecture

In this paper, the design and FPGA implementation of the proposed 4×4 energy-efficient Matrix Multiplication Accelerator based on Finite State Machine controlled Multiply-Accumulate architecture are presented. The implemented architecture enables efficient arithmetic operations via iterative MAC execution under sequent...