LLM-Guided Design Space Exploration for Neural Network Accelerators on FPGA
Neural network deployment on FPGAs relies on compilation frameworks that automatically generate streaming dataflow architectures mapping neural layers to optimized HLS/RTL kernels. These frameworks require tuning layerspecific architectural parameters that govern the trade-off between resource utilization and inference...