Embadi Thirumala

Design and FPGA Implementation of a Low-Power Leakage-Aware Digital Processing Unit

The proposed architecture incorporates leakage-aware design techniques such as enable-controlled functional blocks, clock-enable based operation, and selective activation of processing modules to minimize unnecessary switching activity and reduce overall power consumption.