Improving chip macro placement via GFlowNet-guided tree search
Experiments demonstrate that FlowPlace consistently outperforms strong RLbased and search-based baselines, achieving up to 8.4% HPWL reduction on ISPD2005 benchmarks, which highlights the potential of flow-based generative models as a powerful foundation for next-generation learning-driven EDA tools.