M. Sreedhar

Design and Verification of an optimized 32-bit pipelined multiplier for high performance computing

A novel 32-bit pipelined multiplier is designed aimed at achieving high throughput and low power consumption for VLSI applications and a linear Pipelining technique with flipflops is implemented to minimize critical path delay.