Skip to content

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Open access Jul 2026

Design and Implementation of a High-Speed Three-Operand Binary Adder Using Parallel Prefix Architectures

High-speed and space-efficient arithmetic units are necessary for the hardware implementation of cryptographic algorithms to guarantee security and performance. Efficient multi-operand addition, especially three-operand binary addition, is crucial for modular operations like multiplication and exponentiation. A high-sp...

S. Aparna, C. Padma · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.