Skip to content

Author

S. T. Devi

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Aug 2026

Optimized 64-Bit Double-Precision FMA with Robust Exception Handling

An optimized 64-bit fused multiply-add architecture that combines multiplication and addition into one operation, which cuts down on rounding errors and overall error and is a strong and flexible solution for high-performance computing applications is proposed.

S. T. Devi, D. T. Devi, B. Bhavana et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.