Yu-Shi Shen

Design and Simulation of a Lightweight All-Digital Clock Recovery Algorithm for Low-Speed Optical Communications

A second-order all-digital phase-locked loop (ADPLL) architecture based on fixed-point Gardner timing error extraction is proposed, which employs a physical oversampling strategy to trade memory bus bandwidth for core computational power.