Skip to content
Book Open access

Understanding and Profiling the Accelerator Chiplet Network Using PingPoint

Aug 2026 · Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication · pp. 696-713 · 1 citation · 156 references
Computer Science

TL;DR

This work builds an ACN characterization framework that enables fine-grained, topology-aware probing of paths and links, and designs PingPoint, a lightweight utility for ACN-native profiling that uncovers fundamental ACN performance properties on multi-chiplet GPUs.

Abstract

Emerging chiplet-based accelerators introduce a new class of intrahost networks—the Accelerator Chiplet Network (ACN)—that links compute chiplets, IO chiplets, and memory modules and increasingly governs application performance. Yet ACN behavior remains largely opaque: existing tools overlook on-package communication and instead attribute overheads to compute or memory subsystems, while ACN-induced latency, bandwidth heterogeneity, and congestion are hard to observe due to proprietary microarchitectures, tight coupling with the execution pipeline, and complex mappings between application activity and hardware. To overcome this challenge, we build an ACN characterization framework that enables fine-grained, topology-aware probing of paths and links. We then use it to uncover fundamental ACN performance properties on multi-chiplet GPUs. Guided by these insights, we design PingPoint, a lightweight utility for ACN-native profiling. Our key insight is that modeling the ACN as a logical, hose-based graph with queueing abstractions, combined with in-situ software probing, makes systematic dissection of the otherwise opaque ACN possible. It injects latency and bandwidth probes while co-executing target kernels, captures cycle-level link- and path-granular distributions, and applies differential attribution to localize congestion to individual ACN links. Across diverse workloads and hardware, it exposes hidden bottlenecks, guides kernel placement and traffic shaping, quantifies the performance impact of ACN contention, and enables practical optimization with marginal overhead.

Read PDF

Similar papers

Preprint Sep 2026

LLM Inference on IMC-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism

A hardware-software co-design framework that unifies distributed compute, memory, and communication into a seamless processing-communication fabric is presented and a prefill-decode disaggregation approach that dynamically reconfigures PE organizations to maximize resource utilization is presented.

Yimin Wang, Yue Jiet Chong, Xuan-Yao Fong · 0 citations
Book Open access Aug 2026

FabricPerf: Measuring NIC-less Scale-Up Network through GPU Communication Kernel Profiling

This work implements FabricPerf for the CUDA/NvLink ecosystem and validate its high precision and low overhead via extensive experiments on H100 and GB200 NVL72, and believes FabricPerf improves Scale-up network observability, laying a foundation for more complete and efficient network stacks.

Song-Ling Huang, Chenshu Wu · 0 citations
Jul 2026

Characterizing LLM Kernel Access and Memory Interaction in Multi-Partition NUMA GPUs

This work categorizes LLM kernel operands into three inter-workgroup sharing patterns and shows that the required optimization strategies differ across categories, from simple per-workgroup pinning to subgroup-aware co-scheduling, highlighting the need for placement-aware kernel programming and smarter architectural su...

Donghyeon Joo, Sooraj Puthoor, N. Jayasena et al. · 1 citation
Sep 2026

How Fast Should an Optical Circuit Switch Reconfigure for MoE Inference?

Mixture-of-experts inference introduces fine-grained, dynamically changing many-to-many communication for token dispatch and collection, making serving latency highly sensitive to the interconnect. Optical circuit switching (OCS) offers an optically transparent data plane, but its benefits for MoE depend critically on...

Shuo Li, Hua-Xi Gu, Yi-Xuan Hao et al. · 0 citations
Open access Aug 2026

Structure-Derived Bottleneck-Aware Scheduling for Multitasking MCM-GPUs

SA-Scheduler is presented, a structure-derived bottleneck-aware scheduling framework for multitasking MCM-GPUs that determines chip placement without hardware modification or runtime bottleneck profiling, and provides a principled and scalable foundation for multitasking on future MCM-GPUs.

Tie-Jian Zhang, Guangda Zhang, Lu Wang et al. · 0 citations
Open access Jul 2026

DGNA: Dissecting GPU NUMA Architecture through Microbenchmarking and Data Analysis

This paper introduces DGNA, a methodology designed to unveil the NUMA architecture of the GPU memory hierarchy through microbenchmarking and data analysis, and is the first paper to detail the NUMA architecture within the GPU memory subsystem.

Changxi Liu, Yun Chen, Trevor E. Carlson · 1 citation

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.