Skip to content
Book Open access

FabricPerf: Measuring NIC-less Scale-Up Network through GPU Communication Kernel Profiling

Aug 2026 · Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication · pp. 642-656 · 0 citations · 62 references
Computer Science

TL;DR

This work implements FabricPerf for the CUDA/NvLink ecosystem and validate its high precision and low overhead via extensive experiments on H100 and GB200 NVL72, and believes FabricPerf improves Scale-up network observability, laying a foundation for more complete and efficient network stacks.

Abstract

The rapid growth of distributed machine learning systems shifts ML networks from the CPU/GPU-NIC to GPU-Fabrics architectures, creating an emerging need to measure and optimize NIC-less Scale-up networks. Yet, the disappearance of NICs removes key observability points and leaves existing measurement tools largely limited to coarse, application-layer telemetry. We present FabricPerf, a Scale-up network measurement toolkit that enables fine-grained packet-level timestamping and cross-layer hardware insights. FabricPerf uses a software-hardware co-design that integrates protocol-level probing and GPTP clock synchronization within GPU communication kernels with memory profiling of physical pipelines. We implement FabricPerf for the CUDA/NvLink ecosystem and validate its high precision and low overhead via extensive experiments on H100 and GB200 NVL72. Using FabricPerf, we explore Scale-up network dynamics under varied configurations, with two case studies that reveal critical bottlenecks: (i) channel imbalance in high P99 latency and (ii) memory pipeline inefficiency of ~0% LLC hit-rate. To mitigate these issues, we leverage work-stealing to rebalance channels by 46% and boost throughput by 17.5GB/s, and optimize LLC eviction priorities for memory flows to elevate the LLC read hit-rate to ~35%, yielding 16.07GB/s bandwidth improvement. We believe FabricPerf improves Scale-up network observability, laying a foundation for more complete and efficient network stacks. FabricPerf is open-sourced at github.com/open-neutrino/fabricperf.

Read PDF

Similar papers

Programmable Scale-Up Switches for Software-Defined GPU Fabrics

It is argued that scale-up fabrics should become software-defined, as programmable switches did for Ethernet over the past decade, and that the switch is the natural place to begin.

Shou-Xu Lin, Ran Shu, Jia-Xin Lin · 0 citations
Open access 2026

Benchmarking Parallel Programming Models for High-Throughput Security Telemetry Analytics: OpenMP, MPI, and CUDA

This paper compares three parallel programming paradigms—shared memory (OpenMP), distributed memory (MPI), and heterogeneous GPU computing (CUDA)—for a telemetry-inspired Map-Filter-Reduce-Sort analytics pipeline. The study evaluates datasets ranging from 100 million to 1 billion elements and focuses on end-to-end beha...

Krystian Ochmański, Filip Krużel, M. Nytko · 0 citations
Preprint Sep 2026

SlideDP: Scaling Host-Resident LLM Fine-Tuning Across Multiple GPUs

SlideDP is presented, a synchronous data-parallel runtime for shared-host multi-GPU systems that maintains one authoritative host state, decouples communication routes from state layout, and pipelines parameter delivery, gradient aggregation, and CPU updates across ranks and chunks.

Rui-Jia Yang, Shi-Yuan Lin, Yu-Long Ao et al. · 0 citations
Book Open access Aug 2026

Anytest: Localizing the Root Cause of Hardware Transport Performance Anomalies

Anytest, an in-situ black-box testing tool that localizes root causes of transport-layer NPAs on commodity RoCEv2 RNICs and Ethernet switches without re-cabling or hardware modification, and implements Anytest's DPDK-based endpoints, which realize protocol correctness while enforcing μs-level packet timing at the hardw...

Zhaochen Zhang, Jia-Qi Gao, Sheng Cheng et al. · 0 citations
Preprint Sep 2026

Dissecting How Die Scaling Breaks GPU Fine-grained Scheduling

Modern GPUs are no longer physically symmetric. Die scaling leads to both manufacturing-driven floorsweeping and cache and memory partitioning. The former creates chip-specific compute topologies, while the latter causes non-uniform memory access. These asymmetries are substantial. Topology-oblivious compute unit alloc...

Xiao-Ze Fan, Jian-Hao Wang, Wei-Hao Cui et al. · 0 citations
#artificial intelligence Preprint Sep 2026

A Measurement Study of LLM Inference Trade-offs Across Edge Continuum Hardware

A controlled measurement study of self-hosted LLM inference across edge and near-edge deployment nodes: an NVIDIA Jetson AGX Orin and a near-edge server with CPU-only and GPU-enabled inference modes, highlighting that compute-side inference metrics alone can lead to suboptimal placement for latency-sensitive interactiv...

Maysam Khatib, Moysis Symeonides, Demetris Trihinas et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.