Skip to content
Open access

Influence of In Situ Atomic Layer Annealing and Plasma-Enhanced Atomic Layer Deposition Techniques for Low-Temperature Deposition of HfO2 High-κ Gate Dielectrics

Sep 2026 · ACS Applied Electronic Materials · Vol 8, pp. 8787-8801 · 0 citations · 60 references

Abstract

Achieving high electrical quality gate dielectrics for thin-film transistors atop flexible substrates is a challenge due to thermal constraints imposed by the soft and sensitive substrates. This study examines a multitude of deposition pathways using rigid metal–insulator–metal (MIM) capacitors to discern effective solutions. This study provides a comprehensive evaluation of both material characterization and electrical performance of HfO2-based MIM capacitors fabricated using three ALD processes: (1) standard as-deposited thermal atomic layer deposition (TALD), (2) plasma-enhanced ALD (PEALD) at 200 and 250 W (PEALD200, PEALD250), and (3) in situ atomic layer annealing (ALA)-ALD at similar plasma power (ALA200 and ALA250). Material characterization highlights the impact of deposition conditions on film quality. X-ray reflectivity (XRR) revealed improved film density and reduced surface roughness for PEALD250 and ALA processes compared to TALD, while X-ray photoelectron spectroscopy (XPS) verified stoichiometric HfO2 with minimal hydroxyl incorporation under optimized plasma and ALA conditions. Electrical characterization demonstrated clear process-dependent differences in capacitance, dielectric constant, interfacial trap density (Dit), and leakage current. Capacitance–voltage measurements exhibited slight bias dependence and frequency dispersion, indicative of interfacial polarization and dipolar relaxation. TALD films delivered the highest capacitance (∼1.3 μF/cm–2) due to reduced thickness using the same precursor pulse steps but suffered from a lower dielectric constant (εr ≈ 23) and elevated leakage (∼2 × 10–7 A cm–2). In contrast, ALA processed devices achieved the best overall performance, combining a high dielectric constant (εr ≈ 26), ultralow leakage (∼1 × 10–7 and 9 × 10–8 A cm–2), and reduced trap density (6.4 × 1012 and 1.4 × 1013 cm–2eV−1), attributed to enhanced film densification and suppressed oxygen vacancies. These results position ALA-based processes as promising candidates for high-κ dielectrics in advanced MIM capacitors and gate dielectric applications, offering improved reliability and scalability for next-generation electronics.

Read PDF

Similar papers

Nov 2026

Mechanism of low-stress and high-density SiO2 dielectric film deposition in TEOS/O2 PECVD: A multiscale simulation study

With the development of microelectronic devices toward higher integration and reliability, plasma-enhanced chemical vapor deposition (PECVD) SiO2 dielectric films play an important role in device insulation and surface passivation. However, the coupling and trade-off mechanism between film densification and residual st...

Yong-Kun Wang, Ding Xia, Wen-Long Song et al. · 0 citations
Open access Sep 2026

Functionalization-Free Atomic Layer Deposition of Sub-1 nm EOT HfO2 Directly on MoS2 for Gate-All-Around Field-Effect Transistors

Layered semiconductors offer a promising route beyond conventional silicon technology but face challenges in integrating high-k dielectrics due to their dangling-bond-free surfaces. Here, we report a direct atomic layer deposition approach, termed HALO (High-dose precursor immersion, Adsorption enhancement, and Low-t...

Po-Heng Pao, Yi-Hsien Lin, Jia-Hao Chih et al. · 0 citations
Open access Oct 2026

Effects of Deposition Temperature on the Microstructure and Electrical Properties of 50 nm High-k BaTiO3 MIM Capacitors Fabricated by Atomic Layer Deposition

Thermal atomic layer deposition (ALD) of BaTiO3 (BTO) is of interest for next-generation microelectronic devices, including RAM and NAND memory. Herein, we investigate the influence of deposition temperature on the microstructure and electronic properties of 50 nm BTO thin films fabricated by ALD at 200, 220, 240, an...

Jia-Yi Chen, Ze-Kai Wang, Meng-Kun Tian et al. · 0 citations
Oct 2026

Impact of oxidation conditions in SiO2 atomic layer deposition on interface state densities at β -Ga2O3 (001) MOS interfaces with 600 °C post-deposition annealing

We investigated the impact of SiO2 film deposition conditions in either thermal or plasma-enhanced atomic layer depositions (ALDs) on the interface characteristics of β-Ga2O3 metal–oxide–semiconductor (MOS) capacitors, especially focusing on oxidation reaction conditions in ALD. The formation of the interface with an i...

A. Tamura, Koji Kita · 0 citations
Oct 2026

Low-Thermal-Budget High-Mobility In2O3 Thin-Film Transistors Enabled by an In Situ Multifunctional Protection Layer

While atomic layer deposition (ALD)-grown In2O3 thin-film transistors (TFTs) hold great promise for next-generation electronics, the performance and reliability of highly desirable top-gate configurations are often limited by interfacial degradation caused by photolithography chemicals and plasma exposure during devi...

Sunghwan Park, H. Kim, Tae Hwan Boo et al. · 0 citations
Open access Oct 2026

Dielectric Engineering for Sub-Nanometer Equivalent Oxide Thickness in Double-Gate WS2-FETs Using All-ALD-HfO2/ h -AlN Gate Stacks

This study reports a gate stack composed of an ultrathin epitaxial hexagonal aluminum nitride (h-AlN) interfacial layer (IL) deposited by plasma-enhanced atomic layer deposition (PEALD) between hafnium oxide (HfO2) and a monolayer tungsten disulfide (WS2) channel. The inherently inert surfaces of two-dimensional (2D)...

Shin-Yuan Wang, Shu-Jui Chang, Yu-Che Huang et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.