Skip to content

A Generalized Optimization Engine (GOE) for Edge AI Inference Acceleration

Aug 2026 · 0 citations · 19 references
Computer Science

TL;DR

This study underscores the critical role of such a generalized optimization system in preparing model deployment over resource-constrained heterogeneous hardware in a tactical environment, and proposes a comprehensive hardware (HW) and model-agnostic generalized optimization architecture that integrates these techniques for improved efficiency.

Abstract

Artificial intelligence (AI) models have demonstrated remarkable capabilities across various domains, yet their widespread deployment is impeded by significant computational costs, particularly on resource-constrained devices. This paper explores the theoretical underpinnings of various AI model optimization techniques, algorithms, and abstractions, discussing their potential to reduce computational complexity, memory footprint, latency, and power consumption. Furthermore, we propose a comprehensive hardware (HW) and model-agnostic generalized optimization architecture that integrates these techniques for improved efficiency. Our study underscores the critical role of such a generalized optimization system in preparing model deployment over resource-constrained heterogeneous hardware in a tactical environment. As a concrete demonstration, we show that GOE-compressed language models deploy and run on a GPU-less edge CPU, and that the choice of compression method, not merely its nominal bit-width, determines whether task accuracy survives deployment.

View source

Similar papers

#federated learning Review Open access Sep 2026

Edge AI: Embedded Intelligence, a Review on Hardware and Applications

A unified analytical framework is introduced that models inference latency, bandwidth, energy, computational complexity, throughput, and model compression, and is used to compare cloud versus edge execution.

H. Almimi, Ahmad Al-Dahoud, Ali A. Al-Dahoud et al. · 0 citations
Open access Aug 2026

A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs

This work analyzes the Vitis AI compiler and proposes an XIR-level splitting framework that generates independently compilable .xmodel fragments while preserving the context required for DPU mapping, and restores correct DPU mapping by addressing boundary-context loss and incomplete dependency collection.

Federico Buccellato, Luca Mannini, C. De Sio · 0 citations
Open access Sep 2026

Joint Exploration of Neural Networks and Systolic Hardware for Improved AI Accelerator Performance

This work presents a hardware-aware workflow that combines accurate latency modeling and design space exploration to optimize both neural network architectures and the underlying systolic-array-based accelerator, and demonstrates its approach on ResNet-like networks.

Annina Gutermann, Alexey Serdyuk, Foivos Paraskevas et al. · 0 citations
Open access Sep 2026

Comparative Analysis of RISC-V and ARM in AI Applications

The exponential growth of artificial intelligence (AI) applications in edge devices, embedded systems, and data centers has intensified the demand for efficient and scalable processor architectures. This paper provides a comprehensive comparative analysis of RISC-V and ARM architectures in AI applications, examining th...

Andre Reges Souza Meira, E. Moreno, Calebe Micael Oliveira Conceição · 0 citations
Review Aug 2026

AI Hardware Accelerators for Large Language Models: Architectures and the Memory Wall

This review surveys the full landscape of AI hardware accelerators for LLMs, including general-purpose GPUs, custom ASICs, reconfigurable FPGAs, processing-in-memory and near-memory architectures, and emerging neuromorphic and photonic approaches across cloud and edge deployment.

Siddharth Patel, Rohit Singh · 0 citations
#artificial intelligence Preprint Sep 2026

RoofLang: Enabling AI-Driven Architecting of LLM Inference Systems

This work argues that a general workload representation, a verifiable mutation space, and an implementation-independent evaluator are required to enable the AI-driven LLM inference system architecting loop, and presents the RoofLang domain-specific language (DSL) that provides these features.

Ziyue Yang, Yu-Ting Jiang, L. Qu et al. · 0 citations

Related blog posts

Hugging Face Blog Oct 20, 2026

MPS in PyTorch 2.15

We’re on a journey to advance and democratize artificial intelligence through open source and open science.

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.