Aug 2026· IEEE International Conference on Embedded and Real-Time Computing Systems and Applications· pp. 11-21· 0 citations· 26 references
TL;DR
This paper introduces the first interference analysis algorithm for computing contention bounds using statically extracted WCMA functions in offline time-triggered scheduling and proposes two heuristics that adjust task start times in an existing schedule to maximize the benefits of WCMA functions.
Abstract
Timing analysis on multi-core platforms requires estimating an upper bound on the contention that each task may suffer from concurrently running tasks due to resource sharing. In the context of offline scheduling, static analysis can be used to derive information on the worst-case number of accesses to shared resources (WCMA, Worst-Case Memory Accesses to shared memory), from which contention among tasks can be computed. Recent studies have introduced WCMA functions, which not only characterize the worst-case number of memory accesses but also when they occur during task execution. However, these WCMA functions have not yet been used by interference analysis. This paper introduces the first interference analysis algorithm for computing contention bounds using statically extracted WCMA functions in offline time-triggered scheduling. We also propose two heuristics that adjust task start times in an existing schedule to maximize the benefits of WCMA functions. Experiments on TACLeBench code snippets show an average contention reduction of 1% to 3%, depending on the architecture, compared to state-of-the-art analyses. The proposed heuristics consistently enhance this reduction. Finally, we identify the WCMA function properties that have the greatest impact on contention.
This paper introduces a job-level dynamic cache allocation strategy for multicore systems in which critical real-time tasks execute on a dedicated core while sharing the LLC with best-effort workloads executing on the remaining cores.
Experimental results validate that VCSRT achieves substantial reductions in worst-case allocation latency and worst-case execution time of high-priority tasks under heavy load, and maintains microsecond-level response jitter stability across all load levels.
Xin-Kai Zhang, W. Dai· Discover Computing· 0 citations
Parallel applications are often designed for synchronous, lock-step execution, treating communication stalls as performance hazards. Yet, in a communication-light application without frequent synchronization points that alternates between compute-bound memory-bound execution, an MPI communication stall can act as an un...
Ayesha Afzal, Krishna Manda, G. Hager· 0 citations
A hardware-software co-design framework that unifies distributed compute, memory, and communication into a seamless processing-communication fabric is presented and a prefill-decode disaggregation approach that dynamically reconfigures PE organizations to maximize resource utilization is presented.
Electromigration degradation in manycore systems depends strongly on how runtime workload is distributed across cores. Task placement affects power, temperature, and current density, which in turn shape the spatial distribution of degradation over time. However, a scheduler that ranks cores only by their current reliab...
Maria Pantazi-Kypraiou, G. Goudroumanis, G. Floros et al.· 0 citations
Intermittent computing enables batteryless embedded devices to operate in harsh environment, but frequent power failures interrupt program execution and require careful management of state across power cycles. The core challenge is to guarantee both memory consistency and forward progress while minimizing the energy ov...
Byeongjee Kang, Jan Hoffmann, Li-Min Jia et al.· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.