The NARCA-based architecture outperforms the conventional optical convolution architecture across different neural-network tasks and greatly improves the residual convolution operation speed compared with the electrical architecture, with a relative root mean square error of less than 0.125.
Abstract
Optical neural networks (ONNs) hold substantial potential in artificial intelligence, promising faster processing speed and reduced energy consumption compared to traditional electronic neural networks, by implementing matrix operations with optical computations. Current ONN architectures predominantly rely on single- or multi-channel convolutions to accelerate computing operations. However, high-performance neural networks, such as ResNet-50, SSD, and Transformer, employ residual convolutions for deep feature extraction instead of single- or multi-channel convolutions. To make ONNs widely functioned in deep neural networks, we propose the Non-Volatile All-Optical Residual Convolution Accelerator (NARCA), based on phase change material (PCM), which weight update energy consumption is only 9.8 μW, much smaller than that of thermal-optical unit with about 10 mW. The NARCA remain high convolution precision, and the experimental results show that the NARCA-based architecture outperforms the conventional optical convolution architecture across different neural-network tasks. Moreover, we demonstrate 128 GHz high-speed optical residual convolution, which greatly improves the residual convolution operation speed compared with the electrical architecture, with a relative root mean square error (RMSE) of less than 0.125.
A memory-efficient hardware accelerator for depthwise separable convolution that minimizes off-chip memory traffic and parameter storage and performs the depthwise separable convolution with a small number of logic resources and on-chip memory, confirming its feasibility for resource-constrained edge devices.
Jaeseong Kim, Taehong Min, Chaebin Lee et al.· Electronics· 0 citations
This paper presents the design, simulation, and ASIC-focused implementation of a Binary Convolutional Neural Network (BCNN) tailored for energy-efficient edge AI applications. The proposed architecture utilizes binarized weights and activations, substituting standard multipliers with XNOR-popcount operations to reduce...
Aryan Kodan, R. S· International Conference Inn...· 0 citations
Deep neural networks (DNNs) are increasingly deployed in real-time applications such as autonomous driving, robotics, and computer vision, where high accuracy must be achieved under strict performance and energy constraints. These networks rely heavily on matrix multiplication operations, which impose significant compu...
Amirhossein Ilkhani, Rezgar Sadeghi, Marc Reichenbach· Coins· 0 citations
Low-level hardware acceleration strategies to deconstruct the mapping from algorithm logic to silicon substrates are reviewed to provide strong guidelines for the hardware-software co-design of emerging ultra-low power edge Artificial Intelligence (AI) chips.
Linenxu Zhang· MATEC Web of Conferences· 0 citations
The growth of Convolutional Neural Networks (CNNs) in applications such as image classification and real-time object detection is limited by high computational and energy costs, especially for resource-constrained embedded systems. To address this challenge, this paper presents a fully open-source and flexible hardware...
Fabricio Lorenzon, P. Pereira, M. Grellert· Symposium on Integrated Circ...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.