TL;DR
A brief examination of analog computation employing the novel use of second-generation voltage conveyors (VCII), providing empirical evidence of the viability and precision of analog computation employing voltage conveyors.
This paper presents a multi-stage waveform generator based on second-generation Voltage Conveyors (VCIIs). The proposed architecture enables the generation of multiple waveform types, including a sinusoid, a square wave, a triangular wave, and a reconstructed quasi-sinusoidal waveform. The system is designed using casc...
This paper proposes and demonstrates a new ADC (Analog-to-Digital Converter) architecture based on a binary search strategy. The proposed topology uses a single voltage divider to generate the reference for comparison with the input sample. Depending on the comparator’s output, the maximum or minimum levels of the volt...
The operational amplifier (Op-Amp) remains the fundamental building block in analog and mixed-signal integrated circuits, serving as the critical interface between the physical world and digital processing systems. This review paper provides a comprehensive examination of CMOS operational amplifier design and simulatio...
This paper presents the design, systematic sizing, and comprehensive simulation of a two-stage Miller-compensated complementary metal-oxide-semiconductor (CMOS) operational amplifier (op-amp) in a 180 nm technology with a 1.8 V supply. A square-law-driven design methodology was employed to translate circuit-level speci...
In this article, a capacitance multiplier circuit employing improved floating current sources (FCSs) is proposed. The circuit consists of three FCSs and two grounded capacitors, making it suitable for analog integrated circuit (IC) implementations. The use of grounded capacitors simplifies the integration process and e...
We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.
