Skip to content

Functional obfuscation of lightweight crypto cores for improved security against IP piracy

Aug 2026 · Journal of Supercomputing · Vol 82 · 0 citations · 57 references

TL;DR

Functional obfuscated architectures for the PRESENT, GIFT, and RECTANGLE crypto cores are presented to improve security against IP piracy and demonstrate relative hardware efficiency and integrated IP protection compared with existing designs.

View source

Similar papers

Open access Sep 2026

A Secure Logic Locking Integration Technique for AES Algorithm

The globalization of semiconductor manufacturing has increased vulnerabilities such as hardware Trojan insertion, overbuilding, reverse engineering, and intellectual property piracy. Logic locking has emerged as an effective countermeasure to protect integrated circuits using secret key activation. The Advanced Encrypt...

P. M, S. P · 0 citations
Aug 2026

BHARAT-TPM: Design and ASIC Implementation of an SPI Based AXI Enabled RSA-4096 Accelerator

Trusted Platform Modules (TPMs) serve as hardware roots of trust in secure System on Chip (SoC) environments, supporting essential security services such as secure key exchange, digital signatures, authentication, and cryptographic key management. Public key cryptographic algorithms such as the Rivest Shamir Adleman (R...

Mahima Agarwal, Divya B, R. K et al. · 0 citations
Review Open access 2026

Analysis of Countermeasures Techniques Against Side-Channel Attacks on Electronic Circuits: A Review

Side-channel attacks (SCAs) exploit unintended physical leakages in digital systems, such as power consumption, electromagnetic emissions, and execution time, to extract sensitive information, including cryptographic keys. This article presents a comprehensive comparative study of several families of countermeasures, i...

Yahaya Coulibaly, Ousmane Traoré, Daouda Traoré · 0 citations
Conference Aug 2026

Hardware Acceleration of CRYSTALS-Dilithium for Secure Booting on Shakti C-Class RISC-V Processor

Post-quantum cryptography (PQC) architectures are becoming essential for secure boot mechanisms in embedded RISC-V systems due to emerging quantum threats against RSA and ECDSA in the coming years. The paper presents a hardware-accelerated CRYSTALS-Dilithium implementation on India's indigenous Shakti C-Class processor...

Darshana N. Sankhe, Soham Lotlikar, Suman Swain et al. · 0 citations
Aug 2026

BHARAT-TPM: Design and ASIC Implementation of an SPI Based AXI Enabled AES Accelerator

Trusted Platform Modules (TPMs) serve as hardware roots of trust in secure System on Chip (SoC) environments, supporting essential security services such as secure key exchange, digital signatures, authentication, and cryptographic key management. Standalone validation of cryptographic hardware accelerators is an essen...

Mahima Agarwal, Bhavana B. L., R. K et al. · 0 citations
Conference Aug 2026

RDL-PUF: A Reconfigurable Double-Latch PUF with Multi-Nonlinear Obfuscation against Modeling-Attack

Strong physical unclonable functions (PUFs) are widely used for lightweight device authentication, but their challenge-response mappings are vulnerable to machine-learning modeling attacks. Existing PUFs based on double-latch cells can improve modeling resistance, yet their fixed physical paths limit entropy extraction...

Jia-Ji He, Hao-Yu Lv, Jun-Feng Cai et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.