Sep 2026· Journal of Integrated Circuits and Systems· 0 citations
TL;DR
Puppy, a RISC-V-based System-on-Chip (SoC) targeting energy-efficient edge artificial intelligence (AI) applications, is presented as a validated and accessible solution for intelligent embedded systems.
Abstract
This paper presents the silicon validation and benchmarking of Puppy, a RISC-V-based System-on-Chip (SoC) targeting energy-efficient edge artificial intelligence (AI) applications. Built on the PULPissimo platform and enhanced with Xpulpv2 instructions, Puppy integrates a hierarchical memory subsystem, a micro Direct Memory Acess (uDMA) engine, a full set of standard I/O interfaces, and a dedicated cryptographic processing engine. The fabricated chip, implemented in 65 nm CMOS, achieved 3.1 CoreMark/MHz, demonstrating competitive energy efficiency among RISC-V microcontrollers. AI workloads using PULPNN-optimized instructions yielded a 8.5× improvement in multiply-accumulate (MAC) instructions per cycle, confirming the effectiveness of the architectural enhancements. In addition, the platform fully supports the Zephyr Real-Time Operating System and provides full integration with the Arduino IDE, enabling rapid software prototyping and educational deployment. These results establish Puppy as a validated and accessible solution for intelligent embedded systems.
It is demonstrated that for embedded workloads, a 4-lane, 128-bit vector unit with a 32-bit bus offers the best area-performance trade-off, and a design-space exploration of the vector unit is presented.
F. Moraes, Antonio Ribeiro Dos-Santos, Lucas Damo et al.· Journal of Integrated Circui...· 0 citations
Embedded microprocessor technologies that are based on the open RISC-V instruction set architecture are reviewed, showing that hardware-optimized interrupt schemes have cut down latency to a level similar to proprietary ARM cores, and area-efficient branch predictors can also effectively reduce pipeline stalls in situa...
Jing-Hui Yi· Applied and Computational En...· 0 citations
This paper presents a compact FPGA-validated RISC-V SoC for RTOS-oriented embedded prototyping. The fivestage RV32IM_Zicsr base core integrates Gshare prediction, CSR/CLINT interrupts, BRAM memories, MMIO peripherals, and UART. On a Kintex-7 FPGA, the base SoC runs at 250 MHz and uses 3160 LUTs, 2124 FFs, 79 BRAMs, and...
A hierarchical multiplier architecture consisting of partial-product generation, 4–2 compressor-tree reduction, and a look-ahead adder is developed to improve multiplication throughput and reduce latency compared with conventional Wallace-tree implementations.
A low-cost, fully reconfigurable Microcontroller Test Board that provides analytical rigor with accessible hardware to enable measurable experiments in microcontroller labs, and a transparent hands-on laboratory resource for engineering curricula with limited resources.
Omolayo Abegunde, Olúgbénga O. Akinadé, Sunday B. Ogunjide et al.· Applied Sciences· 0 citations
Investigation of the performance and reliability of the Xilinx's soft-core MicroBlaze V shows that MicroBlaze V is more optimized for FPGA implementation, achieving higher performance and operating frequency with lower resource usage, making it more suitable for TMR-based designs.
Gabriel P. Camargo, F. Benevenuti, Ian Kersz et al.· Journal of Integrated Circui...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.