Skip to content

A Hardware-Aware Open-Source Framework for Design Space Exploration of Mixed-Signal Spiking Neural Networks

Jul 2026 · arXiv.org · Vol abs/2607.06456 · 0 citations · 64 references
Computer Science Engineering

TL;DR

An open-source hardware-aware simulation framework for mixed-signal SNNs that enables comparative analysis across neuron, synapse and architecture choices and helps identify neuron-synapse configurations that best satisfy application-specific constraints on accuracy, energy efficiency, area and hardware fidelity.

Abstract

Energy-efficient neuromorphic computing at the edge requires simulation tools that can capture the non-ideal behavior of mixed-signal spiking neural network (SNN) hardware while supporting system-level design exploration. This work presents an open-source hardware-aware simulation framework for mixed-signal SNNs that enables comparative analysis across neuron, synapse and architecture choices. The framework supports multiple neuron models, including Leaky Integrate-and-Fire (LIF), Hodgkin-Huxley (HH) and Axon-Hillock (AH), together with non-volatile analog synapses based on floating-gate transistors and ReRAM devices. By incorporating device-level nonlinearities directly into PyTorch-based training and inference, the tool enables optimization of physical synaptic parameters rather than idealized abstract weights. The framework is evaluated on standard neuromorphic benchmarks, including N-MNIST, DVS Gesture and Spiking Heidelberg Digits (SHD). For each model dataset configuration, it reports classification accuracy together with hardware-oriented metrics such as silicon area, power consumption and quantization sensitivity. These capabilities enable cross-layer design space exploration and help identify neuron-synapse configurations that best satisfy application-specific constraints on accuracy, energy efficiency, area and hardware fidelity.

View source

Similar papers

Review Open access Aug 2026

A hardware-grounded energy taxonomy for comparing deep and Spiking Neural Network inference on edge platforms

A unified taxonomy that decomposes inference energy into seven contributions: computation Ecompute, memory access Ememory, internal state Estate, temporal processing Etemporal, activation Eactivation, static leakage Eleakage, and clock distribution Eclock is synthesized.

Mohamed El-Hafci, M. A. Sabri, A. Aarab · 0 citations
Aug 2026

Design of Analog SNNs with 4-Bit Programmable Synapses Using Molecular FETs

Spiking neural networks (SNNs) are well suited for low-power inference, particularly when implemented in analog hardware. However, in analog SNNs, synaptic elements dominate area and strongly influence scalability and robustness, making efficient synapse design a key challenge. Non-volatile devices are therefore attrac...

Sai Sanjeet, Hao Li, M. Zaz et al. · 0 citations
Conference Jul 2026

A High-Throughput, Low-Power SRAM-Based Spiking Neuron Network Accelerator

Spiking Neural Networks (SNNs) are promising for low-power edge intelligence due to their event-driven computational model. However, their hardware implementation poses challenges in terms of energy efficiency and memory access overhead. This paper presents an SRAM-based near-memory computing neuromorphic core supporti...

Linh Nguyen-Phuong, Chi Hoang Phuong, Anh Ong-Tung et al. · 0 citations
#edge computing Review Open access Sep 2026

GPU and RISC-V acceleration for neuromorphic computing based on spiking neural networks: taxonomy, comparison, and open challenges

This survey reviews 71 studies published between 2015 and 2025 and organizes them into a taxonomy that classifies GPU works into simulation frameworks, training-acceleration techniques, large-scale and multi-GPU simulation, and application deployments, and RISC-V works into instruction-set extensions and tightly-couple...

Edris Zaman Farsa, Amirhossein Ilkhani, Marc Reichenbach et al. · 0 citations
Open access 2026

A Hardware-Aware Analysis of Energy Efficiency and Quantization Trade-Offs in Spiking Neural Networks

An in depth analysis of the different trade-offs between quantization, generalization performance, and energy efficiency between binary SNNs, multi-level SNNs and ANNs for two different applications scenarios: image classification and image denoising and results show that multi-level spiking neurons provide better info...

Andrea Castagnetti, Alain Pegatoquet, Benoît Miramond · 0 citations
Open access 2026

Resource-Aware Co-Design of Spiking Neural Networks for Intelligent Structural Health Monitoring on Edge FPGAs

A Hardware–Software Co-Design Framework that enables deployment of a Spiking ResNet-18 for automated crack detection on a Xilinx KV260 edge FPGA, and develops Channel Folding, a novel High-Level Synthesis (HLS) architecture reducing intermediate buffers by 4 × .

V. Pham, Quan A. Pham, van-Vu Luyen et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.