Skip to content
Review

Hardware-Enabled Fuzzy Inference: Architectures, Platforms, and Emerging Trends

Aug 2026 · 0 citations · 60 references
Computer Science

TL;DR

This survey presents the first comprehensive, platform-centric review of hardware fuzzy systems, systematically organizing the literature into three principal categories: FPGA-based implementations, ASIC and custom VLSI realizations, and embedded, IoT, and TinyML platforms.

Abstract

Fuzzy logic systems are widely used for intelligent decision-making under uncertainty, offering interpretability and robustness across diverse applications. However, the growing demand for real-time edge intelligence has exposed the limitations of software-based fuzzy inference: unpredictable latency, excessive power consumption, and inefficient resource utilization. This has motivated extensive research into hardware acceleration, spanning platforms from custom analog circuits and digital ASICs to reconfigurable FPGAs and ultra-low-power microcontrollers. This survey presents the first comprehensive, platform-centric review of hardware fuzzy systems, systematically organizing the literature into three principal categories: FPGA-based implementations, ASIC and custom VLSI realizations, and embedded, IoT, and TinyML platforms. For each category, we analyze architectural organization, resource mapping strategies, implementation trade-offs, and key design challenges. Our cross-platform comparative analysis reveals that no single platform dominates across all metrics. FPGAs offer flexibility and rapid prototyping, ASICs deliver peak performance and energy efficiency, while embedded and TinyML systems balance low power and cost for edge deployment. Despite significant progress, critical research gaps persist: the absence of standardized benchmarks, limited scalability of rule bases, insufficient design automation, and limited support for online learning and emerging memory technologies. We outline future directions including in-memory fuzzy computing with memristive crossbars, integration with TinyML ecosystems, explainable hardware AI, and open-source design automation. This survey serves as a {reference for} researchers and practitioners working on hardware-enabled fuzzy intelligence.

View source

Similar papers

Review Open access Sep 2026

FPGA-based Control Devices for Real-time Systems: A Critical Review of Design Trends, Challenges and Research Priorities

Field-programmable gate arrays (FPGAs) have moved from peripheral glue logic to the computational core of demanding real-time control devices in power conversion, electrical drives, instrumentation, robotics and scientific facilities. The device class has also changed: contemporary parts combine programmable fabric wit...

Naqaa Luqman Mohammed · 0 citations
Aug 2026

Design and FPGA Implementation of a Low-Power Leakage-Aware Digital Processing Unit

The proposed architecture incorporates leakage-aware design techniques such as enable-controlled functional blocks, clock-enable based operation, and selective activation of processing modules to minimize unnecessary switching activity and reduce overall power consumption.

Embadi Thirumala, Dr B Rajanna · 0 citations
Open access 2026

FPGA-Based Softmax Approximation: Analytical Cost–Error Modeling and Pareto Optimization

The softmax function is a significant bottleneck in FPGA-based Transformer inference. This paper presents a comprehensive analytical framework for the design and optimization of base-2 softmax on FPGAs through systematic design-space exploration. We derive a high-accuracy LUT6 cost model that captures all major pipelin...

Mouna Djellouli, Amirhossein Zarei, Atik Mahabub et al. · 0 citations
Conference Aug 2026

Design and ASIC Implementation of a Reconfigurable Hybrid Approximate MAC Architecture for Energy-Efficient Computing

This work presents a suitable design as well as implementing a reconfigurable 32-bit Multiply-Accumulate (MAC) unit based on a hybrid approximate adder architecture aimed at energy-efficient VLSI applications. The proposed design partitions the adder into three segments according to bit significance: an 8-bit approxima...

Tangella Haswanth, Debashish Dash · 0 citations
Sep 2026

Low Power and High-Speed VLSI Architecture for AES Cryptographic Processor

This paper shows that a single architecture can be used to build fast and ultra-low-power AES hardware efficiently on FPGA, ASIC, and RISC-V. The system uses automated design exploration and adaptive decision-making to choose architectural parameters like pipeline stages, S-Box implementation, and voltage-frequency sca...

Durgam Muskinamma, Gutti Nagaswetha · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.